R E M A R K S

Careful review and examination of the subject application are noted and appreciated.

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims can be found in the drawings as originally filed, for example, on FIGS. 1-3 and in the specification as originally filed, for example, on page 5, line 4 through page 8, line 10 and on page 17, line 4 through page 19, line 11. As such, no new matter has been introduced.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-3, 6, 7, 10, 12, 15 and 16 under 35 U.S.C. §102(b) as being anticipated by Farleigh (U.S. Patent No. 5,206,857) has been obviated by appropriate amendment and should be withdrawn.

In contrast to Farleigh, the presently claimed invention (claim 1) provides a circuit configured to (i) receive an input data stream, (ii) generate an output having a frequency and (iii) adjust the frequency in response to a measured duration of a known time interval associated with a period between a first occurrence of a predefined bit pattern and a second occurrence of the predefined bit pattern in the input data stream. Claims 15 and 16 include similar limitations. Farleigh does not disclose or suggest adjusting the frequency in response to a measured duration of a

known time interval associated with a period **between a first occurrence of a predefined bit pattern and a second occurrence of the predefined bit pattern in the input data stream**, as presently claimed. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

Specifically, in Farleigh a master node measures the propagation delay around a fiber optic ring and transmits the measurement as an information packet (see Abstract and column 8, lines 9-32 of Farleigh). Slave nodes synchronize with the master node by making their own measurement of the propagation delay and comparing the two measurements (see Abstract and column 8, lines 9-32 of Farleigh). The master and slave nodes measure the propagation delay of the ring by generating a packet, sending the generated packet onto the ring and detecting when the node's own packet is received (see column 8, lines 33-48 of Farleigh). Farleigh is silent regarding adjusting the frequency in response to a measured duration of a known time interval associated with a period **between a first occurrence of a predefined bit pattern and a second occurrence of the predefined bit pattern in the input data stream**, as presently claimed. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §103

The rejection of claims 4, 5 and 25 under 35 U.S.C. §103(a) as being unpatentable over Farleigh in view of the background section of the specification (hereinafter Background) has been obviated by appropriate amendment and should be withdrawn.

The rejection of claims 8-14 and 17-24 under 35 U.S.C. §103(a) as being unpatentable over Farleigh in view of Henson (U.S. Patent No. 6,158,014) has been obviated by appropriate amendment and should be withdrawn.

Claims 2-14 and 17-24 depend, directly or indirectly, from either claim 1 or claim 16 which are believed to be allowable. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicant's representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller
Registration No. 42,892
24840 Harper Avenue, Suite 100
St. Clair Shores, MI 48080
(586) 498-0670

Dated: December 13, 2005

Docket No.: 0325.00417